

IN THE CLAIMS

1-10. (Cancelled)

11. (Withdrawn) An apparatus for preparing operands that are represented in two's complement format for use in binary arithmetic, comprising:

an input for receiving the operands;

logic coupled to said input for determining, for each operand, whether an original value thereof is within a predetermined proximity of a maximum positive/maximum negative value boundary associated with the two's complement format;

an adjuster coupled to said logic and responsive to a determination by said logic that any of the original operand values is within the predetermined proximity for adjusting all of the original operand values to produce respectively corresponding adjusted operand values; and

an output coupled to said adjuster for providing the adjusted operand values for use in a binary arithmetic operation.

12. (Withdrawn) The apparatus of Claim 11, wherein said logic includes a plurality of AND gates having respective outputs coupled to respective ones of a plurality of OR gates.

13. (Withdrawn) The apparatus of Claim 11, wherein none of the adjusted operand values are within the predetermined proximity of the maximum positive/maximum negative value boundary.

14. (Withdrawn) The apparatus of Claim 11, wherein the adjusted operand values require less bits than the respectively corresponding original operand values.

15. (Withdrawn) The apparatus of Claim 11, wherein said adjuster is operable for adding a common value to each of the original operand values to produce the respective adjusted operand values.

16. (Withdrawn) The apparatus of Claim 11, wherein said adjuster is operable for subtracting a common value from each of the original operand values to produce the respective adjusted operand values.

17. (Withdrawn) The apparatus of Claim 16, wherein said adjuster is operable for adding a common value to each of the original operand values to produce the respective adjusted operand values.

18. (Previously presented) A maximum a posteriori decoder, comprising:

an alpha block for producing alpha state metrics in two's complement format;

a beta block for producing beta state metrics in two's complement format;

an extrinsic block having an input coupled to said alpha block and said beta block for receiving said alpha state metrics and said beta state metrics as operands, said extrinsic block responsive to said operands for producing extrinsics data; and

said extrinsic block including logic coupled to said input for determining, for each operand, whether an original value is within a predetermined proximity of a maximum positive/maximum negative value boundary associated with the two's complement format, and an adjuster coupled to said logic and responsive to a determination by said logic that any of the original operand values is within the predetermined proximity for adjusting all of the original operand values such that cross over from the maximum positive value to the maximum negative value is avoided and to produce respectively corresponding adjusted operand values for use in producing the extrinsics data.

19. (Original) The decoder of Claim 18, wherein none of the
TI-33162 Page 4

adjusted operand values are within the predetermined proximity of the maximum positive/maximum negative value boundary.

20. (Original) The decoder of Claim 18, wherein the adjusted operand values require less bits than the respectively corresponding original operand values.

21. (Original) The decoder of Claim 18, wherein said adjuster is operable for adding a common value to each of the original operand values to produce the respective adjusted operand values.

22. (Original) The decoder of Claim 18, wherein said adjuster is operable for subtracting a common value from each of the original operand values to produce the respective adjusted operand values.

23. (Original) The decoder of Claim 22, wherein said adjuster is operable for adding a common value to each of the original operand values to produce the respective adjusted operand values.

24-29. (Cancelled)